

TRANSITION TRACKING

BACKGROUND OF THE INVENTION

The present invention relates to the tracking of transitions within a bit stream, in particular for tracking of transitions within a bit stream of an output signal
5 of an electronic device to be tested.

Integrated Circuits (IC) generally need to be tested to assure proper operation. This - in particular - is required during IC development and manufacturing. In the latter case, the ICs are usually tested before final application. During test, the IC, as device under test (DUT), is exposed to
10 various types of stimulus signals, and its responses are measured, processed and usually compared to an expected response of a good device. Automated test equipments (ATE) usually perform these tasks according to a device-specific test program. Examples for ATE are the Agilent 83000 and 93000 families of Semiconductor Test Systems of Agilent Technologies as disclosed
15 e.g. under http://www.ate.agilent.com/stp/products/intelligent_test/SOC_test/SOC_Tech_Oview.shtml. Details of those families are also disclosed e.g. in EP-A-859318, EP-A-864977, EP-A-886214, EP-A-882991, EP-A-1092983, US-A-5,499,248, US-A-5,453,995

20 The output signals of modern integrated electronic circuits often exhibit non-deterministic clock latencies between activities even if they are stimulated with the same stimuli. During production test of those devices, prior art test equipment does a timing test by strobing the bit stream with a fixed timing. In the presence of a timing drift, this test will fail, even though
25 the DUT is operating correctly.

The reasons for non-deterministic output timing are beyond others process variations causing unknown but static timing variations, temperature variations of the clock insertion delays causing unknown and time varying timing drift.

SUMMARY OF THE INVENTION

It is an object of the invention to improve testing of electronic devices. The object is solved as defined by the independent claims. Preferred embodiments are defined by the dependent claims.

- 5 Occurrence of transitions are detected by comparing the bit values at first, second, and third sampling points, namely the first, second, and third samples taken of said bit stream during the same sampling period which usually corresponds to one clock of said bit stream.

- 10 In a preferred embodiment, second sampling point is adjusted jointly with first and third sampling point by the same value, and where applicable also with the fourth sampling point at which a bit value can be extracted. First and second time periods can be selected according to the specification of the bit stream, e.g. according to the electronic device under test producing the bit stream. In many cases, first and second time periods are equal and/or fixed.
- 15 According to the specification of the bit stream, there should be no transition between the third sampling point of a given sampling sequence and the first sampling point of a subsequent sampling sequence.

- 20 According to the present invention, the second sampling point is adjusted to be as near as possible to the time in point where transitions occurred previously and thus as near as possible to the time in point where the next transition has to be expected. Thus, sampling points are adjustable to allow full timing testing on all edges at programmable times without the need to know the expected bit stream. All sampling points are preferably derived from a master clock signal having preferably the same frequency as the bit stream.

- 25 The second sampling point can be adjusted at any time after a predetermined number of clocks or transitions of said bit stream. The transitions in the first and second time period can be counted, respectively, and the second sampling point is adjusted so that the numbers are equal or almost equal. If

the counted numbers are already equal or less than a given limit, no adjustment is necessary.

The predetermined number of clocks to be observed before adjustment of the second sampling point can be large, e.g. between 10 and 1000, or low down
5 to 1; in the latter case any transition occurring would result in an adjustment of the second sampling point.

In many cases it may be advantageous to evaluate continuously the transitions occurred. In other cases it may be advantageous to evaluate transitions only in regular or random intervals. If transitions are evaluated in
10 intervals, the second sampling point can be adjusted at any transition occurred, or only after a predetermined number of clocks or transitions, as described above.

A sampling sequence comprises at least three sampling points in order to allow timing test or to allow bit extraction in case when timing drift is tolerated
15 but no timing error is assumed. Preferably, a sampling sequence has the duration of a bit length of the bit stream.

By determining the number of transitions in the bit stream between a sampling point of a given sampling sequence and a sampling point of a sampling sequence following said given sampling sequence timing errors can be
20 detected, in particular, a timing error exists if said number of transitions between said sampling points differs from zero. In particular between the third sampling point of a given sampling sequence and the first sampling point of a subsequent sampling sequence there should be no transition.

Bit extraction can use first or third sampling points being near or on the border
25 of the time region within a sampling sequence where transitions are to be expected according to the specification of said bit stream, e.g. according to the specified jitter. The extracted bits are arranged to an extracted bit stream which can be stored and/or compared with an expected bit stream for testing

purposes of an electronic device (DUT) under test providing said bit stream being a response on a predetermined input signal supplied to said electronic device.

5 A fourth sampling point can be used in order to provide detection of timing error as well as robust bit extraction even in case of tolerated timing drift. In the latter case, a bit error is distinguishable from a timing error. Preferably the fourth timing point follows the second timing point in about half of a bit length of said bit stream.

10 If transition tracking is recorded, for example by counting the transitions between first, second and third sampling points and by recording the adjustment of the delay, information about the drift spectrum can be extracted.

15 A preferred embodiment of the present invention allows robust bit-level test even in the presence of drift, jitter and/or non-deterministic start delay, as well as idle packet suppression and/or random start up suppression if transition adjustment is provided.

BRIEF DESCRIPTION OF THE DRAWINGS

20 Other objects and many of the attendant advantages of the present invention will be readily appreciated and become better understood by reference to the following detailed description when considering in connection with the accompanied drawings. Features that are substantially or functionally equal or similar will be referred to with the same reference signs.

- Fig. 1 shows a schematic view on the concept of the present invention;
- Fig. 2 shows a graph of the bit stream versus time; and
- 25 Fig. 3 shows a block diagram of a system for tracking transitions according to the present invention.

MORE DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS ACCORDING TO THE INVENTION

Fig. 1 shows a schematic view on the concept of the present invention. The graph 11 represents the transition density of the bit stream 10 of the output signal of an electronic device under test (DUT). Below the graph 11, regions 12 are marked by cross hatching in which transitions are to be expected in the bit stream 10. The automatic test equipment (ATE) takes first A_n , second B_n , third C_n , and fourth D_n samples at corresponding first t_{An} , second t_{Bn} , third t_{Cn} , and fourth t_{Dn} sampling points of a first sampling sequence S_n .

- 10 The delay time T_{AB} between first sampling point A_n and second sampling point B_n is provided by a first delay unit 13. Correspondingly, the delay time T_{BC} between the second sampling point B_n and the third sampling point C_n is provided by a second delay unit 14, and the delay time T_{BD} between the second sampling point B_n and the fourth sampling point D_n is provided by a
- 15 third delay unit 15.

Transitions between the first sampling point A_n and the second sampling point B_n are counted as number N_{AB} of transitions. Correspondingly, transitions between the second sampling point B_n and the third sampling point C_n are counted as number N_{BC} of transitions.

- 20 A fourth delay unit 16 provides an adjustable delay time τ for the first sampling point A_n . In view of the preferably fixed delay time T_{AB} between first sampling point A_n and second sampling B_n , the fourth delay unit 16 also adjusts the second sampling point B_n . All sampling points A_n , B_n , C_n , D_n of the first sampling sequence S_n are thus derived from the master clock signal $MCLK$
- 25 having the same frequency as the bit stream 10 provided from the electronic device DUT.

According to the present invention, the delay time τ is adjusted so that the number N_{AB} of transitions between the first sampling point A_n and the

second sampling point B_n is equal to the number of transitions NBC between the second sampling point B_n and the third sampling point C_n . Such adjustment is provided automatically and represented in fig. 1 by arrow 17. The variable delay time τ can also be frozen. Drift tracking is for example
 5 possible up to a drift of 10 ps/100 bits.

For timing test it has to be verified that the bit value at the third sampling point C_n of a first sampling sequence S_n is identical to the bit value at the first sampling point A_{n+1} of a sampling sequence S_{n+1} subsequent to said first sampling sequence S_n . If C_n is not equal to A_{n+1} , a timing error exists.

10 In other words, the number of transitions between the third sampling point C_n of a first sampling sequence S_n and the first sampling point A_{n+1} of a subsequent sampling sequence S_{n+1} should be zero.

If timing drift is tolerated, but no timing error is assumed, bits of the bit stream
 10 can be extracted uniformly as first samples A_n, A_{n+1}, \dots of succeeding
 15 sampling sequences S_n, S_{n+1}, \dots , or uniformly as third samples C_n, C_{n+1}, \dots of succeeding sampling sequences S_n, S_{n+1}, \dots .

If timing drift is tolerated, but timing errors have to be detected, bits are extracted uniformly at fourth samples D_n, D_{n+1}, \dots of succeeding sampling sequences S_n, S_{n+1}, \dots . Said fourth sampling point D_n is located respectively
 20 between said third sample C_n of a first sampling sequence S_n and said first sample A_{n+1} of a sampling sequence S_{n+1} subsequent to said first sampling sequence S_n . In particular, the delay time TBD provided by said third delay unit 15 is about half of a bit length of said bit stream 10.

Fig. 2 shows a graph of the bit stream 10 versus time t . The bit stream 10
 25 represents a bit sequence 1-0-1 and shows first sampling point tA_n , second sampling point tB_n , and third sampling point tC_n . The bit values are extracted at fourth sampling points tD_n, tD_{n+1}, \dots . Assuming a transition drift as represented by the broken line 10' results in a shift of the second sampling

point t_{Bn+1} as represented by arrow 18. The time between first sampling point t_{An} and third sampling point t_{Cn} is defined by the specified jitter of the bit stream 10 according to the specification of the electronic device DUT to be tested.

- 5 Fig. 3 shows a block diagram of a system for tracking transitions according to the present invention. The bit stream 10 of the electronic device under test DUT is inputted into four flip-flops 21, 22, 23, 24 being part of a sampling unit 20. The flip-flops 21, 22, 23, 24 receive as a further input signal respective clocks CA, CB, CC, CD derived from the master clock signal MCLK as
 10 described below. The four flip-flops 21, 22, 23, 24 are provided to take samples from the bit stream 10 at different sampling points t_A , t_B , t_C , t_D .

The output D of the first flipflop 21 is inputted in a FIFO memory 25. On a second input channel, FIFO memory 25 receives information concerning the timing of the bit stream 10, i.e. the result of a test whether the bit value of the
 15 third sample C_n of a given sample sequence is equal to the bit value of the first sample A_{n+1} of a following sample sequence S_{n+1} , and whether the bit value of the first sample A_{n+1} of a following sample sequence S_{n+1} is equal to the bit value of the fourth sample D_n of the given sample sequence. Both input signals to the FIFO memory 25 are provided with the clock CD derived
 20 from the master clock signal MCLK as described below. The output of the FIFO memory 25 is provided synchronous to the master clock signal MCLK. The output is the extracted bit stream 26 and a signal 27 containing the information whether a timing error has been detected or not.

The master clock signal MCLK is delayed by the variable and adjustable
 25 fourth delay unit 16 by a delay time τ resulting in a clock signal CA for the fourth flip-flop 24. The clock signal CA is further delayed by the first delay unit 13 by a value T_{AB} resulting in a clock signal CB for the third flip-flop 23. The clock signal CB is further delayed by the second delay unit 14 by a value T_{BC} resulting in a clock signal CC for the second flip-flop 22. Furthermore, the

clock signal CB is delayed by the third delay unit 15 by a value TBD resulting in the clock signal CD for the first flip-flop 21.

The outputs C, B of second and third flip-flop 22, 23 are inputted to a first EXOR element 28. The output of the first EXOR element 28 is signaling a transition between the second and the third sampling point tB, tC. The outputs B, A of the third and fourth flip-flop 23, 24 are inputted to a second EXOR element 29. The output of the second EXOR element 29 is signaling a transition between the first and the second sampling point tA and tB.

The sampling unit 20 is arranged in a clock domain running at bit rate. The first to fourth delay units 13, 14, 15, 16 are arranged in a clock domain tracking automatic test equipment ATE clocks at bit rate.

It is possible to connect directly the output of first and second EXOR elements 28, 29 to increment/decrement input of a tracking counter 31, respectively. The tracking counter 31 is arranged in an adjusting unit 30 and the output of the tracking counter 31 controls and adjust the fourth delay unit 16 and in particular varies the delay time τ in order to adjust the sampling points tA, tB, tC, tD. The output 32 of tracking counter 31 can be used to extract information about the drift spectrum. Furthermore, the input increment/decrement of the tracking counter 31 can be enabled/locked by a corresponding input signal 33, for example in order to lock the tracking counter 31 and to freeze delay time τ . If delay time τ is frozen, the bit stream 10 can be evaluated whether comprising any transition drift by detecting a timing error.

As shown in the embodiment of Fig. 3, the adjusting unit 30 can provide a kind of low-pass-filter characteristic. If – as described above – the outputs of the first and second EXOR elements 28, 29 are directly connected to the increment/decrement input of tracking counter 31, at any transition of the bit stream 10 tracking counter 31 varies the delay time τ due to a corresponding increment or decrement signal. Although this is not necessarily a problem, in

some applications it is preferred to provide first and second counter 34, 35 to observe a predefined number of bits, e.g. between 10 and 1000, before readjusting delay time τ . For this purpose, a comparator 36 compares the number of transitions NAB between the first sampling point tA and the second
5 sampling point tB with the number of transitions NBC between the second sampling point tB and the third sampling point tC. If NAB is greater than NBC, then the comparator 36 outputs a signal to decrement delay time τ . If, on the other hand, NBC is greater than NAB, then the comparator 36 outputs a signal to increment delay time τ . Providing such a low pass filter characteristic
10 to the adjusting unit 30 has the advantage that the decision for increment or decrement the delay time τ can be made at lower clock speed, e.g. with a 500 MHz clock.

What is claimed is: